I. INTRODUCTION

I
N THE last two decades, solution-processed polymer thinfilm transistors (PTFTs) have attracted much attention due to their potential applications in a variety of large-area electronic applications, such as flat-panel display, low-cost flexible integrated circuits, and sensors [1] - [3] . Among various solutionprocessed polymer semiconductors that are currently in use, poly(3-hexylthiophene) (P3HT) has been the most extensively studied p-type polymer material due to its relative high carrier mobility [4] , [5] . So far, many researches of P3HT PTFTs have been focusing on the enhancement of field-effect mobility and the improvement of air stability by material and device engineering [6] , [7] . Moreover, most of the studies on P3HT PTFTs were done by using silicon dioxide (SiO 2 ) as gate dielectric [8] - [10] . However, conventional PTFTs require a Y. R. Liu 
II. EXPERIMENTAL DETAILS
The PTFTs based on P3HT were fabricated using a bottomgate top-contact configuration. The cross sections of the PTFT and MPOS structure are shown in Fig. 1 . N-type 100 silicon wafers with a resistivity of 0.2-0.5 Ω · cm acted as substrate and gate electrode. They were first cleaned according to the standard RCA method, and then, 10% hydrofluoric acid was used to remove the native SiO 2 layer. After cleaning, HfO 2 gate dielectric was deposited onto the wafers by radio frequency (RF) sputtering (Denton Vacuum LLC Discovery 635) at room temperature. RF power and Ar gas flow rate were kept at 30 W and 24 sccm, respectively, at a deposition pressure of 3.5 mbar. Before the deposition, the vacuum in the chamber was kept below 2 × 10 −6 torr. The material of the target was HfO 2 . Subsequently, the samples were divided into two groups, each annealed in O 2 and NH 3 , respectively, at 400
• C for 20 min. Hydrofluoric acid with 20% concentration was used to remove the back oxide of the silicon substrate. To improve the interfacial characteristics, all samples were pretreated with a 0.1-ml/ml octadecyltrichlorosilane (OTS) solution in toluene to grow a self-assembling monolayer of OTS by spin coating, and then, the samples were baked in the oven at 90
• C for 10 min. Subsequently, a 10-mg/ml solution of P3HT in chloroform was spin-coated as the semiconducting active layer on the HfO 2 layer at a spin speed of 2000 r/min for 60 s in air. The P3HT obtained from Aldrich was 95% head-to-tail regioregular and 99.995% trace metal basis and used without any additional purification. The molecular weight of P3HT was about 25 000. The P3HT film was then annealed at 90
• C in air for 5 min. Finally, gold was evaporated on the P3HT layer through a shadow mask to form the drain and source electrodes. In order to avoid the performance degradation of the polymer semiconductor due to air exposure, a thin solid paraffin was dissolved to form a thin passivation layer at 80
• C. The shadow mask defined the channel lengths (L) and widths (W ) as 30 and 800 μm, respectively.
The thickness of the HfO 2 layer was measured to be 20 nm by ellipsometry. The thickness of the polymer thin film was determined to be 85 nm by surface profilometry. The electrical characteristics of the PTFT devices and MPOS structures were measured in a light-shielded box without gas protection at room temperature by using an Agilent 4156C semiconductor parameter analyzer and a conventional LCR meter (Agilent 4284A), respectively, combined with a probe station. The conventional field-effect transistor model in the saturation regime was used to extract the field-effect mobility (μ) and threshold voltage (V th ) of the devices, i.e., using the following equation:
where I D,Sat is the saturation current, C i is the capacitance of the gate dielectric per unit area, and V GS is the applied To identify the origin of the differences in the electrical properties of the two P3HT PTFTs, capacitance-voltage measurements are made to analyze the properties of the MPOS structures with O 2 -annealed HfO 2 and NH 3 -annealed HfO 2 , particularly the difference of trapped charges in the bulk semiconductor and at the insulator/semiconductor interface. Fig. 4 shows the capacitance and equivalent parallel conductance measured at 1 MHz as a function of gate bias for the MPOS structures with O 2 -annealed HfO 2 and NH 3 -annealed HfO 2 . For the O 2 -annealed device, the absence of a peak in the conductance-voltage (G−V ) curve [ Fig. 4(a) ] means that series resistance (R s ) produces the dominant loss, completely masking the interface-trap loss. On the other hand, a clear peak in the G−V curve is shown in Fig. 4(b) for the NH 3 -annealed device, indicating that there is a small series resistance in the MPOS structure. The series resistance can be expressed as [15] 
where G ma and C ma are the equivalent parallel conductance and the capacitance when the MPOS structure is biased into strong accumulation. According to (3), the series resistances extracted from the G−V and C-V curves in Fig. 4 (a) and (b) are 210.1 and 68.6 Ω, respectively. Here, the smaller series resistance in the MPOS structure with NH 3 -annealed HfO 2 is mainly attributed to the smaller contact resistance between metal and polymer or smaller bulk resistance between the back contact to the polymer and the depletion layer edge underneath the gate, because a larger current can be obtained between source and drain electrodes when the gate electrode is open. Fig. 5 shows the C-V hysteresis curves of the MPOS structures with O 2 -annealed HfO 2 and NH 3 -annealed HfO 2 for two test frequencies. For the O 2 -annealed sample, the frequency dependence of the capacitance is observed obviously, i.e., the capacitance decreasing with increasing test frequency in the accumulation region, which is due to long relaxation time for the polymer semiconductor bulk [16] or charge trapping in the states at the polymer/dielectric interface [17] . In addition, the C-V curve in Fig. 5(a) shows a clear kink in the depletion region for the sweep direction from accumulation to depletion, and the kink effect becomes more obvious as the test frequency decreases. However, the kink effect disappears for the opposite sweep direction from depletion to accumulation, indicating that the kink effect originates from the trap effect of majority carriers (holes) at the dielectric/polymer interface or within the polymer bulk. However, for the NH 3 -annealed sample, the capacitance of the MPOS structure in accumulation region does not depend on the test frequency, indicating that the trap states at the interface or in the bulk of the polymer in the MPOS structure with NH 3 -annealed HfO 2 are less than those in the O 2 -annealed counterpart. Moreover, a slight hysteresis can be observed, and the hysteresis effect becomes larger with the decrease of the test frequency. Normally, the hysteresis is mainly associated with charge trapping at the P3HT/HfO 2 interface. The interface trap state density can be estimated by
where q is the electronic charge, C i is the capacitance per unit area of the dielectric layer, and ΔV is the flatband voltage shift in the C-V hysteresis curves. According to (4), the interface trap state density can be estimated as 7.0 × 10 12 cm −2 at a frequency of 100 kHz for the O 2 -annealed sample, while the value is 4.2 × 10 11 cm −2 at a frequency of 10 kHz for the NH 3 -annealed sample. Based on the aforementioned analysis of the electrical characteristics for the two MPOS structures, it can be deduced that the better electrical performance of the PTFT with NH 3 -annealed HfO 2 should be due to lower trap states at the interface or in the bulk of the polymer and smaller series resistance in the transistor.
IV. CONCLUSION
We have investigated P3HT PTFTs with HfO 2 as gate dielectric, which is deposited by RF sputtering and then annealed at 400
• research was on the design of small-sized MOS transistor with emphasis on narrow-channel effects. The work involved the development of both analytical and numerical models, the study of this effect in relation to different isolation structures, and the development of efficient numerical algorithms for device simulation.
He was a Postdoctoral Fellow with the University of Toronto, Toronto, ON, Canada. He has proposed and implemented a novel self-aligned structure for bipolar transistor and designed and implemented an advanced polyemitter bipolar process with emphasis on self-alignment and trench isolation. He is currently a Professor with the Department of Electrical and Electronic Engineering, The University of Hong Kong. His current research interests are on thin gate dielectrics for FET devices based on Si, SiC, GaN, Ge, and organics and on microsensors for detecting gases, heat, light, and flow.
